Pinned Loading
-
low-power-16bit-alu
low-power-16bit-alu PublicLow power 16-bit Verilog ALU implementing Integrated Clock Gating(ICG) and 2-stage pipelining with synthesis and power analysis using open-source ASIC tools.
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.