- Waterloo, Canada
- in/eric-pearson-linked-in
Pinned Loading
-
croc
croc PublicForked from pulp-platform/croc
forked tiny tapeout tracable riscV soc with build and sim environments. I've integrated a nist800-232 cipher adding control and dma in systemverilog with tests in C.
SystemVerilog
-
CrossLink_LCD
CrossLink_LCD PublicLattice FPGA verilog design using a CrossLink MIPIDPHYA hard IP cores for Mipi Dsi Tx of 2x4lane LCD display, total 8Gbps!
-
FlatFury
FlatFury PublicPCIe fpga project on the LiteFury Xilinx Artix-7 fpga dev board, Verilog created from scratch with a simplified flat hierarchy using the AXI4 pcie core.
Verilog
-
fpga_rocket_launcher
fpga_rocket_launcher PublicModel rocket launch controller implemented in a FPGA chip
SystemVerilog
-
tt_grid_tie_load
tt_grid_tie_load Public60 Hz Grid‑Forming ASIC with Dump‑Load Control
If the problem persists, check the GitHub status page or contact support.