Popular repositories Loading
-
keccak-fpga-core
keccak-fpga-core PublicKeccak/SHA-3 family IP core in SystemVerilog. FIPS-202 + Ethereum Keccak-256 compliant, dual-licensed.
SystemVerilog 2
-
aes128-fpga-core
aes128-fpga-core PublicAES-128 IP core in SystemVerilog. FIPS-197 compliant, dual-licensed, with secure (DPA-resistant) and pipelined variants.
C++ 1
-
spi-fpga-core
spi-fpga-core PublicSPI master+slave IP core in SystemVerilog. All 4 modes (CPOL/CPHA), parametrizable bit-width, FIFO, optional AXI4-Lite wrapper.
SystemVerilog 1
-
jtag-finder
jtag-finder PublicOpen-source JTAG and SWD pinout discoverer for STM32G431RB Nucleo. Bare-metal C in 5.9 KB, 70 integration tests. JTAGulator-style brute-force IDCODE / DPIDR scan.
Python 1
-
-
aes256-fpga-core
aes256-fpga-core PublicAES-256 FPGA IP core in SystemVerilog. FIPS-197 compliant, NIST-validated, dual-licensed.
C++
If the problem persists, check the GitHub status page or contact support.