Actions: UCSBarchlab/PyRTL
Actions
53 workflow runs
53 workflow runs
rtllib documentation cleanup (#491)
Build and publish release
#106:
Commit 0139256
pushed
by
fdxmw
output_to_verilog, `output_verilog_testben…
Build and publish release
#103:
Commit f68c7ee
pushed
by
fdxmw
file=sys.stdout as a default argument and add more docum…
Build and publish release
#102:
Commit 0afe421
pushed
by
fdxmw
State IntEnum option to Register's constructor (#482)
Build and publish release
#96:
Commit 2411d24
pushed
by
fdxmw
CompiledSimulation's default optimization level from -O0 t…
Build and publish release
#94:
Commit 1c41e90
pushed
by
fdxmw
isinstance changes from 3a1bbd2 because they weren't always …
Build and publish release
#90:
Commit a968875
pushed
by
fdxmw
wire_struct improvements: (#480)
Build and publish release
#89:
Commit 3a1bbd2
pushed
by
fdxmw
module_name to output_to_verilog and `output…
Build and publish release
#84:
Commit 2a1aa8a
pushed
by
fdxmw