Skip to content

Fix the macro definitions related to CPU and FMC reset.#6

Open
TeaFeng wants to merge 1 commit into
AspeedTech-BMC:aspeed-master-v6.18from
TeaFeng:fix_CPU_FMC_Reset
Open

Fix the macro definitions related to CPU and FMC reset.#6
TeaFeng wants to merge 1 commit into
AspeedTech-BMC:aspeed-master-v6.18from
TeaFeng:fix_CPU_FMC_Reset

Conversation

@TeaFeng

@TeaFeng TeaFeng commented Jul 6, 2026

Copy link
Copy Markdown

Fix the macro definitions related to CPU and FMC reset.
For AST2500/AST2600,reset configuration for WDT0C of ARM/CPU(AST2500) or CPU/FMC(AST2600) is bit[6:5]=10b or 11b,so the vale should equal 0x02 << 5 or 0x03 << 5,not 0x10 << 5.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant